Clock signal

Results: 332



#Item
41Thank you Karen for inviting me back to present. It’s always a pleasure.!  1! First, let me tell you a bit about myself. Most of my professional career over the last 17 years has been spent as a creative director, int

Thank you Karen for inviting me back to present. It’s always a pleasure.! 1! First, let me tell you a bit about myself. Most of my professional career over the last 17 years has been spent as a creative director, int

Add to Reading List

Source URL: www.orangecone.com

Language: English - Date: 2010-07-09 17:29:15
42Optimal Clock Synchronization in Networks

Optimal Clock Synchronization in Networks

Add to Reading List

Source URL: disco.ethz.ch

Language: English - Date: 2014-09-26 08:36:27
43Publication list of Prof. Luis Santosatoms improve the clock signal of 10,000 atoms, I. Kruse, K. Lange, J. Peise, B. L¨ ucke, L. Pezz`e, J. Arlt, W. Ertmer, C. Lisdat, L. Santos, A. Smerzi, and C. Klempt, arX

Publication list of Prof. Luis Santosatoms improve the clock signal of 10,000 atoms, I. Kruse, K. Lange, J. Peise, B. L¨ ucke, L. Pezz`e, J. Arlt, W. Ertmer, C. Lisdat, L. Santos, A. Smerzi, and C. Klempt, arX

Add to Reading List

Source URL: www.itp.uni-hannover.de

Language: English - Date: 2016-06-10 12:20:34
    44Optimal Clock Synchronization in Networks Christoph Lenzen Philipp Sommer  Roger Wattenhofer

    Optimal Clock Synchronization in Networks Christoph Lenzen Philipp Sommer Roger Wattenhofer

    Add to Reading List

    Source URL: disco.ethz.ch

    Language: English - Date: 2014-09-26 08:36:52
    45Clock Synchronization: Open Problems in Theory and Practice Christoph Lenzen, Thomas Locher, Philipp Sommer, and Roger Wattenhofer Computer Engineering and Networks Laboratory TIK ETH Zurich, 8092 Zurich, Switzerland {le

    Clock Synchronization: Open Problems in Theory and Practice Christoph Lenzen, Thomas Locher, Philipp Sommer, and Roger Wattenhofer Computer Engineering and Networks Laboratory TIK ETH Zurich, 8092 Zurich, Switzerland {le

    Add to Reading List

    Source URL: disco.ethz.ch

    Language: English - Date: 2014-09-26 08:36:34
    46SM8707E/F Clock Generator with Dual PLLs OVERVIEW The 8707E/F are dual-PLL clock generator ICs, using a 27MHz master clock, that generate independent audio clock, video clock, and signal processor clock outputs needed in

    SM8707E/F Clock Generator with Dual PLLs OVERVIEW The 8707E/F are dual-PLL clock generator ICs, using a 27MHz master clock, that generate independent audio clock, video clock, and signal processor clock outputs needed in

    Add to Reading List

    Source URL: www.npc.co.jp

    Language: English - Date: 2014-09-17 20:33:07
      47Real Time Clock ICs  (Application Note) The merits to select Real Time Clock ICs

      Real Time Clock ICs (Application Note) The merits to select Real Time Clock ICs

      Add to Reading List

      Source URL: www.e-devices.ricoh.co.jp

      Language: English - Date: 2015-03-29 22:24:36
      48July. 13, 2009  Oscillator frequency calibration with CL=12.5pF crystal and Ricoh RTC IC Ricoh recommends to use CL=6pF to 8pF crystal with our RTC. On the other hand, some crystal vendors offer CL=12.5pF crystal as thei

      July. 13, 2009 Oscillator frequency calibration with CL=12.5pF crystal and Ricoh RTC IC Ricoh recommends to use CL=6pF to 8pF crystal with our RTC. On the other hand, some crystal vendors offer CL=12.5pF crystal as thei

      Add to Reading List

      Source URL: www.e-devices.ricoh.co.jp

      Language: English - Date: 2015-03-29 22:24:31
      49IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 22, NO. 4, APRILDesign Flow for Flip-Flop Grouping in Data-Driven Clock Gating

      IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 22, NO. 4, APRILDesign Flow for Flip-Flop Grouping in Data-Driven Clock Gating

      Add to Reading List

      Source URL: euler.ecs.umass.edu

      Language: English - Date: 2014-03-31 16:24:12
      50Policies for Dynamic Clock Scheduling Dirk Grunwald Charles B. Morrey III Philip Levis Michael Neufeld

      Policies for Dynamic Clock Scheduling Dirk Grunwald Charles B. Morrey III Philip Levis Michael Neufeld

      Add to Reading List

      Source URL: csl.stanford.edu

      Language: English - Date: 2002-07-22 08:39:13